A High Throughput Low Power Soft-Output Viterbi Decoder
نویسندگان
چکیده
Acknowledgements My deepest gratitude goes first and foremost to Professor Junyan Ren, my supervisor, for his constant encouragement, suggestion and guidance. Second, I would like to express my heartfelt thankfulness to Dr. Fan Ye, who led me into this exciting research area and helped me a lot in the past three years. and Shaofang Gong for traveling thousands of miles from Sweden to Shanghai to teach me the interesting and valuable courses that I have taken at Fudan-KTH Joint Master Program. I also owe my sincere gratitude to my colleagues who gave me their help and support in the past three years. These colleagues include At last, I would like to thank my parents for their endless love, patience, understanding and support all through these years. This thesis is dedicated to them
منابع مشابه
Design and Implementation of Power Efficient Turbo Decoder
Turbo decoding is viewed as superior alternate decoding technique in communication system, the circuit complexity and power consumption of turbo decoder implementation can often be prohibitive for power constrained system. To address these issues a power efficient turbo decoder based on soft out viterbi algorithm is designed. SOVA based turbo decoder can be implemented with high throughput and ...
متن کاملA Design Environment for High-Throughput Low-Power Dedicated Signal Processing Systems
A hierarchical automated design flow for low-energy direct-mapped signal processing integrated circuits is presented. A modular framework based on a combined dataflow graph and floorplan description drives automatic layout generation with commercial CAD tools. Automatic characterization of layout improves system-level estimates. Simplified physical design methodologies for low supply voltages a...
متن کاملA 500-Mb/s Soft-Output Viterbi Decoder
Two eight-state 7-bit soft-output Viterbi decoders matched to an EPR4 channel and a rate-8/9 convolutional code are implemented in a 0.18m CMOS technology. The throughput of the decoders is increased through architectural transformation of the add-compare-select recursion, with a small area overhead. The survivor-path decoding logic of a conventional Viterbi decoder register exchange is adapted...
متن کاملA 1-Gb/s, Four-State, Sliding Block Viterbi Decoder
To achieve unlimited concurrency and hence throughput in an area-efficient manner, a sliding block Viterbi decoder (SBVD) is implemented that combines the filtering characteristics of a sliding block decoder with the computational efficiency of the Viterbi algorithm. The SBVD approach reduces decode of a continuous input stream to decode of independent overlapping blocks, without constraining t...
متن کاملA Study of Viterbi Decoder Algorithm for Wireless LANs
Viterbi Decoders are commonly used to decode convolutional codes in communications systems. This Viterbi Decoder is a fully parallel implementation which gives fast data throughput. The decoder is targeted for WiMAX and Wireless LAN applications. Input symbol metric pairs are decoded into output data bits by the maximum likelihood Viterbi processor core. Decoder supports both hard and soft inpu...
متن کامل